10/605,167



P27372.A01



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Dureseti Chidambarrao

Patent No: 6,887,751 B2

Filed: September 12, 2003

Group Art Unit:2822

Examiner: Perkins, Pamela E

For: MOSFET PERFROMANCE IMPROVEMENT USING DEFORMATION IN SOI

STRUCTURE

COMPLETION OF RECORD

Commissioner for Patents U.S. Patent and Trademark Office **Customer Service Window** Randolph Building 401 Dulany Street Alexandria VA 22314

Sir:

For the possible benefit of anyone subsequently evaluating the scope and/or validity of the above patent, it is requested that the following reference, copy enclosed, be placed in the file wrapper.

US Patent No.: 6,831,292 B2.

This reference was recently found by the Applicant. The undersigned has not reviewed the teachings of this reference in detail and thus makes no representation concerning their relevancy or materiality.

> Respectfully submitted, Dureseti Chidambarrao

Andrew M. Calderon Reg. No.:38,093

August 15, 2005 GREENBLUM & BERNSTEIN, P.L.C. 1950 Roland Clarke Place Reston, VA 20191 (703) 716-1191